

Research Publications (Dr. Sanjeev Rai)

SCI JOURNAL PUBLICATIONS

1.	Manish Kumar Rai, Abhinav, Sanjeev Rai, "Comparative Analysis & study of various Leakage Reduction Techniques for Short Channel devices in Junctionless Transistors: A Review and Perspective." <i>Silicon</i> (2021)
2.	Vidyadhar Gupta, Nitish Kumar, Himanshi Awasthi, Sanjeev Rai, Amit Kumar Pandey, Abhinav Gupta, "Temperature dependent analytical modeling of Graded-Channel Gate-All-Around (GC-GAA) Junctionless Field-Effect Transistors (JLFETs)" <i>Journal of Electronic Materials</i> , (2021) Springer.
3.	Amrish Kumar, Sanjeev Rai, "Compact Modeling and Analysis of Charge and Device Capacitance for SELBOX Junctionless Transistor." <i>Silicon</i> (2021).
4.	Kumar, Amrish, Yashu Swami, and Sanjeev Rai. "Modeling of surface potential and fringe capacitance of selective buried oxide junctionless transistor." <i>Silicon</i> (2020): 1-9.
5.	Swami, Yashu, and Sanjeev Rai. "Ultra-thin high-K dielectric profile based NBTI compact model for Nanoscale bulk MOSFET." <i>Silicon</i> 11, no. 3 (2019): 1661-1671.
6.	Yashu Swami and Sanjeev Rai. "Comprehending and Analyzing the Quasi-Ballistic Transport in ultra slim nano-MOSFET through Conventional Scattering Model", <i>Journal of Nanoelectronics and Optoelectronics</i> 2019 Jan 1; 14(1):80-91.
7.	Yashu Swami, Sanjeev Rai, "Modeling and Characterization of Inconsistent Behavior of Gate Leakage Current with Threshold Voltage for Nano MOSFETs", <i>American Journal of Modern Physics</i> . Vol. 7, No. 4, 2018, pp. 166-172. doi: 10.11648/j.ajmp.20180704.14
8.	Yashu Swami and Sanjeev Rai. "Ultra-Thin High-K Dielectric Profile based NBTI Compact Model for Nanoscale Bulk MOSFET", <i>Silicon</i> (2018): 1-11. https://doi.org/10.1007/s12633-018-9984-z
9.	Amrish Kumar, Abhinav Gupta, Sanjeev Rai , "Reduction of self-heating effect using selective buried oxide (SELBOX) charge plasma based junctionless transistor", <i>AEU - International Journal of Electronics and Communications</i> , vol. 95, pp. 162-169, 2018.
10.	Abhinav Gupta, Anamika Singh, S. K. Gupta, Sanjeev Rai , " Potential Modeling of Oxide Engineered Doping-Less Dual-Material-Double-Gate Si-Ge MOSFET and Its Application", <i>Journal of nanoelectronics and optoelectronics</i> , vol. 13, pp. 1115-1122, 2018.
11.	Sanjeev Rai , Abhinav, "Analytical modeling and analysis of spacer induced shallow source/drain extension junction-less double gate (SDE-JLDG) MOSFET incorporating fringing field effects", <i>Journal of nanoelectronics and optoelectronics</i> , vol. 13, pp. 168-177, 2018.
12.	Sanjeev Rai , Abhinav, "Reliability Analysis of Junction-less Double Gate (JLDG) MOSFET for Analog/RF Circuits for High Linearity Applications", <i>Microelectronics Journal</i> 64 (2017): 60-68. <i>MEJ</i> 3878. https://doi.org/10.1016/j.mejo.2017.04.009 impact factor 1.163, ISSN no. 0026-2692
13.	Swami, Yashu, and Sanjeev Rai . "Modeling and analysis of sub-surface leakage current in nano-MOSFET under cutoff regime"; <i>Superlattices and Microstructures</i> 102 (2017): 259-272. DOI: 10.1016/j.spmi.2016.12.044 impact factor 2.123, ISSN no. 0749-6036.
14.	Yashu Swami and Sanjeev Rai. "Modeling, Simulation, and Analysis of Novel Threshold Voltage Definition for Nano-MOSFET", <i>Journal of Nanotechnology</i> 2017 (2017). https://doi.org/10.1155/2017/4678571
15.	Nirmal Ch. Roy, Abhinav & Sanjeev Rai , Analytical Surface Potential Modeling and Simulation of Junction-less Double Gate (JLDG) MOSFET for Ultra low-power Analog/RF Circuits, <i>Microelectronics Journal</i> , Vol-46, ISBN/ISSN No. 0026-2692
16.	Manoj Kumar Yadav, Santosh Kumar Gupta, Sanjeev Rai, Avinash C. Pandey, Al embedded MgO barrier MTJ: A first principle study for application in fast and compact STT-MRAMs, <i>Superlattices and Microstructures</i> , Vol-103, ISBN/ISSN No. 0749-6036